Issue |
Eur. Phys. J. Appl. Phys.
Volume 81, Number 3, March 2018
|
|
---|---|---|
Article Number | 30201 | |
Number of page(s) | 10 | |
Section | Physics of Organic Materials and Devices | |
DOI | https://doi.org/10.1051/epjap/2018180029 | |
Published online | 08 June 2018 |
https://doi.org/10.1051/epjap/2018180029
Regular Article
Experimental investigation on On–Off current ratio behavior near onset voltage for a pentacene based organic thin film transistor
1
EPSMS, FST Errachidia, Université Moulay Ismail ( UMI ),
B.P. 509, Boutalamine,
Errachidia, Morocco
2
XLIM UMR 7252 - Université de Limoges/CNRS,
123 avenue Albert Thomas -
87060
Limoges Cedex, France
* e-mail: a.elamrani@fste.umi.ac.ma
Received:
16
January
2018
Received in final form:
11
March
2018
Accepted:
28
March
2018
Published online: 8 June 2018
The performance of a pentacene based organic thin film transistor (OTFT) with polymethylmethacrylate as a dielectric insulator and indium tin oxide based electrical gate is investigated. On the one hand, we showed that the threshold voltage increases with gate voltage, and on the other hand that it decreases with drain voltage. Thus, we noticed that the onset voltage shifts toward positive voltage values with the drain voltage increase. In addition, threshold-onset differential voltage (TODV) is proposed as an original approach to estimate an averaged carrier density in pentacene. Indeed, a value of about 4.5 × 1016 cm−3 is reached at relatively high gate voltage of −50 V; this value is in good agreement with that reported in literature with other technique measurements. However, at a low applied gate voltage, the averaged pentacene carrier density remains two orders of magnitude lower; it is of about 2.8 × 1014 cm−3 and remains similar to that obtained from space charge limited current approach for low applied bias voltage of about 2.2 × 1014 cm−3. Furthermore, high IOn/IOff and IOn/IOnset current ratios of 5 × 106 and 7.5 × 107 are reported for lower drain voltage, respectively. The investigated OTFTs also showed good electrical performance including carrier mobility increasing with gate voltage; mobility values of 4.5 × 10−2 cm2 V−1 s−1 and of 4.25 × 10−2 cm2 V−1 s−1 are reached for linear and saturation regimes, respectively. These results remain enough interesting since current modulation ratio exceeds a value of 107 that is a quite important requirement than high mobility for some particular logic gate applications.
© EDP Sciences, 2018
Current usage metrics show cumulative count of Article Views (full-text article views including HTML views, PDF and ePub downloads, according to the available data) and Abstracts Views on Vision4Press platform.
Data correspond to usage on the plateform after 2015. The current usage metrics is available 48-96 hours after online publication and is updated daily on week days.
Initial download of the metrics may take a while.