Nonvolatile flip-flop based on pseudo-spin-transistor architecture and its nonvolatile power-gating applications for low-power CMOS logic
Eur. Phys. J. Appl. Phys., 63 1 (2013) 14403
Published online: 2013-07-05
Articles citing this article
The Citing articles tool gives a list of articles citing the current article.
The citing articles come from EDP Sciences database, as well as other publishers participating in CrossRef Cited-by Linking Program. You can set up your personal account to receive an email alert each time this article is cited by a new article (see the menu on the right-hand side of the abstract page).
Cited article:
This article has been cited by the following article(s):
A Learning-based Control Scheme for MTJ-based Non-volatile Flip-Flops
Shota Nakabeppu and Nobuyuki YamasakiIPSJ Transactions on System and LSI Design Methodology 17 16 (2024)
https://doi.org/10.2197/ipsjtsldm.17.16
01 (2021)
https://doi.org/10.1109/IRDS54852.2021.00011
Design and energy-efficient architectures for nonvolatile static random access memory using magnetic tunnel junctions
Daiki Kitagata, Shuu’ichirou Yamamoto and Satoshi SugaharaJapanese Journal of Applied Physics 58 (SB) SBBB12 (2019)
https://doi.org/10.7567/1347-4065/ab00f5
Handbook of Spintronics
Satoshi Sugahara, Yota Takamura, Yusuke Shuto and Shuu’ichirou YamamotoHandbook of Spintronics 1243 (2016)
https://doi.org/10.1007/978-94-007-6892-5_44
136 (2016)
https://doi.org/10.1109/ICMTS.2016.7476193
65 (2016)
https://doi.org/10.1002/9781118869239.ch3
1 (2015)
https://doi.org/10.1109/E3S.2015.7336784
Handbook of Spintronics
Satoshi Sugahara, Yota Takamura, Yusuke Shuto and Shuu’ichirou YamamotoHandbook of Spintronics 1 (2014)
https://doi.org/10.1007/978-94-007-7604-3_44-1